



1/11

Fig.1




2/11

Fig. 2



3/11


Fig.3



The diagram illustrates a complex digital signal processing circuit. It begins with an input signal SEZ, which is processed by an ADDC block. The output of ADDC is then fed into a series of DELAY blocks. The circuit also receives a signal R, which is used in multiple stages, including a FLOATA block and several DELAY blocks. A central DQ signal is distributed to various components, including an XOR block and multiple DELAY blocks. The circuit is organized into several functional sections, labeled 31 through 37. Section 31 contains an ADDB block. Section 32 contains a FLOATB block. Section 33 contains a DELAY block. Section 34 contains an FMULT block. Section 35 is a large block containing multiple stages of processing, including LIMC, TRIGB, and DELAY blocks. Section 36 contains a DELAY block. Section 37 contains an FMULT block. The final outputs of the circuit are SE2 and SE, which are generated from the ACCUM (accumulator) block.


5/11

Fig. 5




6/11

Fig. 6(a)




DECODER OUTPUT WHEN NORMAL DATA HAS BEEN DECODED

Fig. 6(b)



DECODER OUTPUT WHEN DATA HAVING ERRORS HAS BEEN DECODED

Fig. 6(c)



DECODER OUTPUT IN THE EMBODIMENT 1

Fig. 7






Fig. 8



9/11

Fig.9



10/11

Fig.10




Fig. 11

NORMALIZED INPUT RANGE OF QUANTIZER $\log_2 D(k) -Y(k)$	$ D(k) $	NORMALIZED OUTPUT OF QUANTIZER $\log_2 D(k) -Y(k)$
[4.31, + ∞)	15	4.42
[4.12, 4.31)	14	4.21
[3.91, 4.12)	13	4.02
[3.70, 3.91)	12	3.81
[3.47, 3.70)	11	3.59
[3.22, 3.47)	10	3.35
[2.85, 3.22)	9	3.09
[2.64, 2.85)	8	2.80
[2.32, 2.64)	7	2.48
[1.95, 2.32)	6	2.14
[1.54, 1.95)	5	1.75
[1.08, 1.54)	4	1.32
[0.52, 1.08)	3	0.81
[-0.13, 0.52)	2	0.22
[-0.96, -0.13)	1	-0.52
[- ∞ , -0.96)	0	- ∞

INPUT/OUTPUT CHARACTERISTICS OF
THE ADAPTIVE QUANTIZER